PCT

WINLD INTELLECTUAL PROPERTY ORGANIZATION Informational Buress

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

UP, ES, FL, FK, UB, UK, JB, 11, LU, MC, NL, PT, SEJ.	7 time 1000 vot 00 m	22) International Films Bate:
PCT/1B99/01042 (81) Designated States. IP, European patent (AT, BR, CH, CY, DR,	PCTY1B99/01042	(21) International Application Numbers
(43) International Publication Date: 16 December 1999 (16.12.99)	2	0016 3000 0000 0000
(11) International Publication Number: WO 99/65012	67	(51) International Patent Chariffcation 6;

Published Wilhow International tearch report and to be republished upon receipt of that report. 7 June 1999 (07.06.59)

g 12 June 1998 (12.06.98) (30) Priority Data: 9812739.2

(71) Applicant, KONINKLIKE PHILIPS ELECTRONICS N.V. (NLNL), Ordenwoodsweg 1, NL-5621 BA Eudlown (NL).

(72) Inventors: KNAPP, Alem, Q.; Prof. Holetlann 6, NL-5656 AA Einchtoven (NL), BRDD, Neil, C.; Prof. Holetlann 6, NL-5656 AA Einchtoven (NL), (71) Applicaul (for SE only): PHILIPS AB [SE/SE]; Kotthyguan 7, Klut, 3–164 85 Stockholm (SE).

(74) Agrat: WILLIAMSON, Paul, L.; Prof. Halaliam 6, NL-5656 AA Eladboven (NL).

(54) THU: ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

(57) Abstract

controlled by an associated witching means (10) to which of drive signal for determining a testived light output is supplied in hich is arranged to drive the laplay element according to the rive algoal following the uldress oriod. Each switching means

Į SH **83** あ

ugh the use of current mirror circuits improved uniformity of light outputs from the display elements in the array is obtained.

one translator (24) of the chretit controlling the drive current

and stores the drive signal with

POR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT. EX82288038056588888856466

WO 99/65012

PCT/1B99/01042

DESCRIPTION

ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

ю

This invention relates to active matrix electroluminescent display devices comprising a matrix array of electroluminescent display elements each of which has an associated switching means for controlling the current through the display element.

2

electroluminescent elements and light-emitting diodes (LEDs), comprising traditional III-V semiconductor compounds, have been used. In the main, such display devices have been of the passive type in which the electroluminescent display elements are connected between intersecting sets of row and column address lines and addressed in multiplexed fashion. Recent developments in Matrix display devices employing electroluminescent, light-emitting, display elements are well known. As for the display elements organic thin film (organic) polymer electroluminescent materials have demonstrated their ability to be used practically for video display purposes and the like. 5

Electroluminescent elements using such materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of (anode and cathode) electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the suitable choice of the conjugated polymer chain and side chains, it is possible to An active layer of such a material can be fabricated using a CVD process or polymer layer. An example of such is described in an article by D. Braun and A. J. Heeger in Applied Physics Letters 58 (18) p.p. 1982-1984 (6th May 1991). By simply by a spin-coating technique using a solution of a soluble conjugated polymer. Through these processes, LEDs and displays with large light-emitting adjust the bandgap, electron affinity and the ionisation potential of the polymer. surfaces can be produced. ဓ္ဗ 8 25

Organic electroluminescent materials offer advantages in that they are very

with electroluminescent display elements as such display elements need to

WO 99/65012

PCT/TB99/01042

efficient and require relatively low (DC) drive voltages. Moreover, in contrast to the material is provided between sets of row and column address conductors at conventional LCDs, no backlight is required. In a simple matrix display device, their intersections thereby forming a row and column array of electroluminescent

display elements. By virtue of the diode-like I-V characteristic of the organic electroturninescent display elements, each element is capable of providing both However, when driving this simple matrix arrangement on a conventional row at a time scanning basis, each display element is driven to emit light for only a small fraction of the overall field time, corresponding to a row address period. In the case of an array having N rows for example, each display element can emit light for a period equal to f/N at most where f is the field period. In order then to obtain a desired mean brightness from the display, it is necessary that the peak brightness produced by each element must be at least N times the required mean brightness and the peak display element current will be at least N times with the more rapid degradation of the display element lifetime and with voltage the mean current. The resulting high peak currents cause problems, notably a display and a switching function enabling multiplexed drive operation. drops caused along the row address conductors. B 2 15

an active matrix whereby each display element has an associated switch means which is operable to supply a drive current to the display element so as to maintain its light output for a significantly longer period than the row address Thus, for example, each display element circuit is loaded with an address period which drive signal is stored and is effective to maintain a required drive current through the display element for a field period until the row One solution to these problems is to incorporate the display elements into analogue (display data) drive signal once per field period in a respective row of display elements concerned is next addressed. This reduces the peak brightness and the peak current required by each display element by a factor of approximately N for a display with N rows. An example of such an active matrix The conventional kind of active matrix circuitry used in LCDs cannot be used addressed electroluminescent display device is described in EP-A-0717446. 20 25 ဓ္ဓ

drive signal voltage to be stored in the capacitance for the whole field period. In film transistors) and a storage capacitor. The anode of the display element is selection (gating) signal and a drive (data) signal is transferred via this TFT to elements are capacitive and therefore take virtually no current and allow the connected to the drain of the second TFT and the first TFT is connected to the the capacitor. After the removal of the selection signal the first TFT turns off and the voltage stored on the capacitor, constituting a gate voltage for the second connected to this ground line. The active matrix structure is fabricated on a continuously pass current in order to generate light whereas the LC display the aforementioned publication, each switch means comprises two TFTs (thin During a row address period, the first TFT is turned on by means of a row TFT, is responsible for operation of the second TFT which is arranged to deliver electrical current to the display element. The gate of the first TFT is connected to a gate line (row conductor) common to all display elements in the same row and a ground line which extends parallel to the source line and is common to all deposition and process technology similar to that used in the manufacture of and the source of the first TFT is connected to a source line (column conductor) common to all display elements in the same column. The drain and source electrodes of the second TFT are connected to the anode of the display element display elements in the same column. The other side of the capacitor is also sultable transparent, insulating, support, for example of glass, using thin film gate of the second TFT which is connected also to one side of the capacitor. AMLCDs ທ 9 5 2

area of the array, or between different arrays, due, for example, to With this arrangement, the drive current for the light-emitting diode Variations in threshold voltage, mobility and dimensions of the TFT will produce Such variations in the second TFTs associated with display elements over the display element is determined by a voltage applied to the gate of the second TFT. This current therefore depends strongly on the characteristics of that TFT. manufacturing processes, lead to non-uniformity of light outputs from the display unwanted variations in the display element current, and hence its light output.

30

25

PCT//B99/01042 WO 99/65012

It is an object of the present invention to provide an improved active matrix electroluminescent display device

circuit for an active matrix electroluminescent display device which reduces the It is another object of the present invention to provide a display element effect of variations in the transistor characteristics on the light output of the display elements and hence improves the uniformity of the display. വ

This objective is achieved in the present invention by making use of the fact that transistors fabricated close together will usually have very similar characteristics 9

element drive current following the address period, the current mirror circuit-According to the present Invention, there is provided an active matrix electroluminescent display device of the kind described in the opening paragraph which is characterised in that the switching means associated with a display element comprises a current mirror circuit which is operable to sample and store a drive signal that determines the display element drive current and between a supply line and an electrode of the display element, a second transistor to whose gate electrode and first current-carrying electrode the drive signal is applied and whose second current-carrying electrode is connected to he supply line, the gate of the first transistor being connected to the supply line applied during a display element address period and to maintain the display comprising a first transistor whose cument-carrying electrodes are connected device which is operable to connect the gates of the first and second transistors overcomes the aforementioned problems by ensuring that the currents driving ria a storage capacitor and to the gate of the second transistor via a switch during the address period. The use of a current mirror circuit in this way display the elements are not subject to the effects of variations in the characteristics of individual transistors supplying the currents. 5 8 25

In operation of this display element circuit, a drive signal applied to the during an address period for the display element concarned results in a current first current - carrying electrode and the gate electrode of the second transistor flowing through this dlode - connected transistor. By virtue of the gate ဓ္က

PCT/IB99/01042

9

electrodes of the first and second transistors being interconnected during this psriod by the switch device, this current is then mirrored by the first transistor to produce a drive current flow through the display element proportional to the current through the second transistor and to establish a desired voltage across the storage capacitor which is equivalent to the gate voltage on the two transistors required to produce that current. At the end of the address period the gates of the transistors are disconnected, by operation of the switch device, and the gate voltage storad on the storage capacitance serves to maintain operation of the first transistor and the drive current through the display element, and hence its desired light output, at the set level. Preferably, the characteristics of the first and second transistors forming the current mirror circuit are closely matched as the operation of the circuit is then most effective.

ß

9

With this arrangement an improvement in the uniformity of light output from the display elements is achieved.

The transistors can conveniently be provided as TFTs and fabricated on a suitable, insulating, substrate. It is envisaged though that the active matrix circultry of the device may be fabricated using IC technology using a semiconductor substrate and with the upper electrode of the display elements being of transparent material such as ITO.

8

Preferably, the display elements are arranged in rows and columns, and the switch devices of the current mirror circuits for a row of display elements, which preferably similarly comprise transistors such as TFTs, are connected to a respective, common, row address conductor via which a selection signal for operating the switch devices in that row is supplied, and each row address conductor is arranged to receive a selection signal in turn. The drive signals for the display elements in a column are preferably supplied via a respective column address conductor common to the display elements in the column. Similarly, the supply line is preferably shared by all display elements in the same row or column. A respective supply line may be provided for each row or column of display elements. Alternatively, a supply line could effectively be shared by all display elements in the array using for example lines extending in the column or row direction and connected together at their ends or by using

25

ဓ္က

WO 99/65012 PCT/1B99/01042

lines extending in both the column and the row directions and connected together in the form of a grid. The approach selected will depend on the technological details for a given design and fabrication process.

For simplicity, a supply line which is associated with, and shared by, a row of display elements may comprise the row address conductor associated with a different, preferably adjacent, row of display elements via which a selection signal is applied to the switch devices of the current mirror circuits of that different row.

The drive signal may be supplied to the second transistor via a further 10 switch device, for example, another transistor connected between the column address conductor and the second transistor, and operable in the case of this further switch device comprising a transistor by the selection signal applied to the row address conductor. However, in the case where the supply line is constituted by an adjacent row conductor the need to provide such a further switch device may be avoided by using an appropriate drive waveform on the adjacent row address conductor to which the first and second transistors are connected which includes, in addition to the selection signal intended for the switch devices of the adjacent row of display elements, a further voltage level at the appropriate trine, i.e. during the address period for the row of display elements concerned, which causes the diode-connected second transistor to

In the case where an adjacent row address conductor is not used as the supply line connected to the first and second transistors, then as the rows of display elements are addressed separately, i.e. one at a time in sequence, it is possible for the second transistor of the current mirror circuit to be shared by, and thus common to, the current mirror circuits of all the display elements in the same column. To this end, this diode-connected second transistor may be connected between the column address conductor and a source of potential corresponding to that of the supply line and the gate of the first transistor 30 connected to the column address conductor through the switch device. As before, the application of a drive signal to the column address conductor generates a current which flows through this transistor and the column address

PCT/IB99/01042

conductor thus has a potential relative to the potential of the supply line equal to the voltage across the transistor. Assuming the switch device of the display element is turned on this voltage is applied to the gate of the first transistor, and the storage capacitor, so that the two transistors form a current mirror as before.

- This arrangement has the advantage that the number of transistors required for ilkely to improve yield but also increase the area available for each display the display elements of each column is considerably reduced which is not only element
- Embodiments of active matrix electroluminescent display devices in accordance with the invention will now be described, by way of example, with reference to the accompanying drawings, in which:-2

Figure 1 is a simplified schematic diagram of part of an embodiment of display device according to the invention; Figure 2 shows the equivalent circult of a basic form of a typical display element and its associated control circuitry in the display device of Figure 1;

Figure 3 illustrates a practical realisation of the basic display element circuit of Figure 2;

Figure 4 shows a modified form of the display element circuit together

Figure 5 shows an alternative form of control circultry for a display

with associated drive waveforms; and

20

The same reference numbers are used throughout the figures to denote the The figures are merely schematic and have not been drawn to scale. same or similar parts. 26

Referring to Figure 1, the active matrix addressed electroluminescent display device comprises a panel having a row and column matrix array of and comprising electroluminescent display elements together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors, or lines, 12 and 14. Only a few pixels are shown in regularly-spaced pixels, denoted by the blocks 10

ဓ္က

WO 99/65012

PCT/IB99/01042

driver circuit 16 and a column, data, driver circuit 18 connected to the ends of the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 10 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, the respective sets of conductors. S Figure 2 illustrates the circuitry of a basic form of a typical one of the blocks 10 in the array. The electroluminescent display element, here referenced at 20, comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 20 closest to the substrate can consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. In this particular embodiment though the light output is intended to be viewed from above the panel and the display element anodes comprise parts of a continuous ITO layer 22 connected to a potential source and constituting a second supply line function such as calcium or a magnesium: silver alloy. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. The cathodes of the display elements comprise a metal having a low workcommon to all display elements in the array held at a fixed reference potential. 9 5 2 26

Typical examples of suitable organic electroluminescent materials which can be used for the elements 20 are described in EP-A-0 717446 to which reference is incorporated herein. Electroluminescent materials such as conjugated polymer invited for further information and whose disclasure in this respect materials described in WO96/36959 can also be used. ဓ္က Each display element 20 has an associated switch means which is connected to the row and column conductors 12 and 14 adjacent the display

scale), and to operate the display element in accordance with that signal. The display data signals are provided by the column driver circuit 18 which acts as a 18 which samples the video signal and applies a current constituting a data signal related to the video information to each of the column conductors in a current source. A suitably processed video signal is supplied to the driver circuit manner appropriate to row at a time addressing of the array with the operations of the column driver circuit and the scanning row driver circuit being element and which is arranged to store an applied analogue drive (data) signal level that determines the element's drive current, and hence light output (greyappropriately synchronised.

ഹ

9

ß

between the cathode of the display element 20 and a supply line 28 and its gate is connected to one side of a storage capacitor 30 whose other side is also connected to the supply line. The gate and the one side of the capacitor 30 are The switch means basically comprises a current-mirror circuit formed by first and second field - effect transistors 24 and 25 in the form of TFTs. The current carrying, source and drain, electrodes of the first TFT 24 are connected being interconnected. Its other (source) current-carrying electrode is connected to the supply line 28 and its source and gate electrodes are connected, via another switch 34, to the associated column conductor 14. The two switches 32 connected also via switch 32 to the gate of the second TFT 25 which is diodeconnected, with its gate and one of its current-carrying electrodes (i.e. drain) and 34 are arranged to be operated simultaneously by a signal applied to the row conductor 12.

20

15

In practice, the two switches 32 and 34 can comprise further TFTs, as illustrated in Figure 3, whose gates are connected directly to the row conductor 12, although the use of other types of switches, such as micro-relays or microswitches is envisaged.

26

storage capacitors, the display element electrodes and their interconnections, is active matrix LCDs which basically involves the deposition and patterning of The matrix structure, comprising the TFTs, the sets of address lines, the various thin film layers of conductive, insulating and semiconductive materials formed using standard thin film processing technology similar to that used

9

continues to operate at the desired level with the gate voltage determining the

WO 99/65012

PCT/IB99/01042

on the surface of an insulating support by CVD deposition and photolithographic patterning techniques. An example of such is described in the aforementioned EP-A-0717446. The TFTs may comprise amorphous silicon or polycrystalline elements may be formed by vapour deposition or by another suitable known silicon TFTs. The organic electroluminescent material layer of the display technique, such as spin coating.

address period, as signified by the positive pulse signal Vs in the row waveform applied to the Nth row depicted in Figure 3. Thus, the switches 32 and 34 of the display elements in a given row are closed by such a selection signal while the switches 32 and 34 of the display elements in all other rows remain open. The connected TFT 25. The TFT 25 effectively samples the input current and this current, I,, is then mirrored by the TFT 24 to produce a current I, through the proportionality being determined by the relative geometries of the TFTs 24 and the current I, through the TFT 24 continues to flow and the display element 20 In operation of the device, a selection (gating) signal is applied by the row driver circuit 16 to each of the row conductors in turn in a row respective row supply line 28, like the common electrode 22, is held at a fixed, predetermined, referenced potential. A current I, flowing in the column conductor 14 from the column driver circuit 18 flows through the switch 34 and through the diodedisplay element 20 which current 1, is proportional to 1, with the constant of 25. In the particular case where TFTs 24 and 25 have identical geometries then will be equal to I.. Once the current I, in the TFT 24 and the display element 20 have been established at the desired value, the duration of the row address period defined by the selection signal Vs being sufficient to allow such current low to stabilise, the voltage across the storage capacitor 30 becomes equal to the gate voltage on the TFTs 24 and 25 required to produce this current. At the lermination of the row selection signal Vs, corresponding to the end of the row address period, the voltage on the row conductor 12 drops to a lower, more negative, level V_t and the switches 32 and 34 are opened, thereby disconnecting the TFT 24 from the gate of the TFT 25. Because the gate voltage of the TFT 24 is stored on the capacitor 30, the TFT 24 remains on and 2 15 2 25 ဓ္က

WO 99/65012

change in the gate voltage of the TFT 24 at that point when the switch 32 is switch 32 but any error likely in this respect can readily be compensated by a current level. A small change in the value of I, might be produced through a opened due to coupling or charge injection effects from the device used for the slight adjustment in the original value of the current I, so as to produce the correct value of I, after the switch 32 has opened.

മ

the addressing of a row in this way, the next row of display elements is The column drive circuit 18 applies the appropriate current drive signals to each column conductor 14 so as to set all the display elements in a row to addressed in like manner with the column signals supplied by the column driver streuit 18 being changed as appropriate to correspond to the drive currents their required drive level simultaneously in the row address period. Following required by the display elements in that next row. Each row of display elements is address in this manner sequentially, so that in one field period all the display elaments in the array are addressed and set to their required drive level, and the rows are repeatedly addressed in subsequent field periods.

2

2

The voltage supplies VS2 and VS1 for the supply line 28 and the common anode electrode 22 (Figure 3) from which the display element diode current is drawn may be separate connections which are common to the whole array or VS1 may be a separate connection while VS2 is connected to either the previous, (N - 1)th, row conductor 12 or the next, (N+1)th, row conductor 12 in the array, i.e. a row conductor different from and adjacent that to which the switches 32 and 34 are connected, bearing in mind that the voltage on a row period. In the latter case, the row driver circuit 18 must, of course, be capable of conductor 12 is at constant level (V,)except for a relatively short row address supplying the drive current for all the display elements 20 in the row it serves when its output for a row conductor is in the low level state where the switches 32 and 34 are tumed off. 25 2

The circuit of Figure 3 can be simplified to an extent by removing the switch 34 and using an alternative row drive waveform as illustrated in the embodiment of Figure 4. In this embodiment, the supply line 28 for the Nth row of display elements is constituted by the (N+1)th row conductor 12 associated

ဓ္ဌ

conductor. The row drive waveform applied to each row conductor by the row driver circuit 16 has an extra voltage level, V., in addition to the select and low levels V, and V, which immediately precedes the selection signal Vs in the case of the arrangement of Figure 4. In the case of the supply line 28 being constituted instead by the preceding, (N-1)th, row conductor 12 the extra The principle of connected and so will only conduct if its source electrode, i.e. the electrode negative voltage that can appear on the column conductor 14, the latter voltage However, the supply line 28 could instead be constituted by the (N-1)th row operation in this embodiment relies on the fact that the TFT 25 is diodeconnected to the supply line 28, is negative with respect to its interconnected drain and gate electrodes. The TFT 25 is thus turned on by taking the (N+1)th row conductor 12 to a voltage V, which is negative with respect to the most with the next, i.e. the subsequently addressed, row of display elements. level Immediately succeeds the selection signal. ص 2

conductor can, of course, have a range of possible values. The level V_s the (N+1)th row conductor changes from V_e to V_e upon the next row being being denoted by the dotted lines, Ve in Figure 4. The voltage on the column commences substantially at the same time as the selection pulse V, on the Nth ow conductor which turns on the switch 32 and so both the TFT 25 and the witch 32 are turned on simultaneously. The operation of the current mirror circuit and the driving of the display element then continues as previously At the termination of the selection signal V, on the Nth row conductor the switch 32 turns off by virtue of the voltage on that conductor returning to V, and slightly thereafter the TFT 25 is turned off as the voltage on selected, and remains off when the voltage on the row conductor returns to V_L ifter selection signal since V_t is chosen to be positive relative to the column conductor voltage V_c. 5 2 22

In practice, the voltage on the column conductor 14 will vary over a small range of values, the actual value constituting a data signal which determines the drive current required for the display element. It is only necessary to ensure that he level of V_o is sufficiently below the lowest voltage for the current mirror to perate correctly and that V_L is positive relative to the most positive voltage on ဓ္က

the column conductor 14 so that the TFT 25 is always off when the (N+1)th row conductor is at the level V. A further alternative circuit configuration is shown schematically in Figure connected TFT 25, which forms half the current mirror circuit, is here shared between the switching means of all the display elements in the same column TFT 25. As before, the column driver circuit 18 operates to generate a current 1, rather than the switching means for each display element requiring a respective 5. This is similar to the arrangements of Figures 3 and 4 except that the diode-

in the column conductor 14 for determining the drive level of a display element

between the column conductor 14 and the supply line 28, preferably at one or other end of the column conductor 14. The column conductor 14 thus has a across the TFT 25. The appropriate row of the array is selected by applying a which current flows into the TFT 25. The diode-connected TFT 25 is connected selection signal to the row conductor 12 associated with that row so as to turn on the switches 32 in that row and the voltage V, is then effectively applied to the gate of the TFT 24 via the switch 32 so that the TFTs 24 and 25 form a TFT 24 has stabilised, the switch 32 is opened, upon termination of the potential relative to the level VS2 on the supply line 28 equal to the voltage, V1, current mirror as described previously. Once the current, Is, flowing through the selection pulse signal on the row conductor 12, allowing the supply of drive current through the display element to be continued via the TFT 24, and the operation is then repeated for the next row of display elements. The row drive waveform required for this embodiment is basically the same as that for the Figure 3 embodiment. 9 5 2

required at each display element location which can lead to improved yields and, where the light output from the display element is emitted through the glass This embodiment has the advantage of reducing the number of TFTs support, an increase in the area available for the light output.

25

switches 32 and 34 when there are implemented in TFT form, all comprise n type transistors. However, exactly the same mode of operation is possible if In all the above-described embodiments, the TFTs used, including the these devices are all p type transistors instead, with the diode polarity of the ဓ္က

WO 99/65012

PCT/TB99/01042

inverted so that the selection of a row occurs when a negative voltage (-V,) is applied. In the case of the Figure 4 embodiment the extra voltage level V. would then be positive with respect to V, and V, would be positive with respect There may be technological reasons for preferring one or other orientation of the diode display elements so that a display device using pchannel TFTs is desirable. For example, the material required for the cathode display elements being reversed and with the row selection signals being

w

Such materials tend to be difficult to pattern photolithographically and hence a continuous layer of such material common to have a low work function and typically would comprise a magnesium-based all display elements in the array may be preferred. alloy or calcium. 9

of a display element using organic electroluminescent material would normally

current mirror circuits in the switch means for the individual display elements is most effective when the characteristics of the TFTs 24 and 25 forming the With regard to all the described embodiments, the operation of the circuits are closely matched. As will be apparent to skilled persons, a number of lechniques are known in the field of TFT fabrication for minimising the effects of mask misalignments on the matching of the transistor characteristics, for example as employed in the manufacture of active matrix switching arrays in AMLCDs, which can readily be applied. 15 20

ends. Instead of extending in the row direction and being common to a The supply lines 28 may be individual or connected together at their respective row of display elements, the supply lines may extend in the column direction with each line then being common to a respective column of display elements. Alternatively, supply lines extending in both the row and column directions and connected together to form a grid may be used.

25

It is envisaged that instead of using thin film technology to form the TFTs and capacitors on an insulating substrate, the active matrix circuitry could be fabricated using IC technology on a semiconductor, for example, silicon, substrate. The upper electrodes of the LED display elements provided on this substrate would then be formed of transparent conductive material, e.g. ITO, ဓ္က

with the light output of the elements being viewed through these upper electrodes.

Although the above embodiments have been described with reference to organic electroluminescent display elements in particular, it will be appreciated that other kinds of electroluminescent display elements comprising electroluminescent material through which current is passed to generate light output may be used instead.

മ

The display device may be a monochrome or multi-colour display device. A colour display device may be provided by using different light colour emitting display elements in the array. The different colour emitting display elements may typically be provided in a regular, repeating pattern of, for example, red, green and blue colour light emitting display elements.

2

ភ

In summary, an active matrix electroluminescent display device has an array of current - driven electroluminescent display elements, for example comprising organic electroluminescent material, whose operations are each controlled by an associated switching means to which a drive signal for determining a desired light output is supplied in a respective address period and which is arranged to drive the display element according to the drive signal following the address period. Each switching means comprises a current mirror circuit which samples and stores the drive signal with one transistor of the circuit controlling the drive current through the display element and having its gate connected to a storage capacitance on which a voltage determined by the drive signal is stored. Through the use of current mirror circuits improved uniformity of light outputs from the display elements in the array is obtained.

2

From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the field of matrix electroluminescent displays and component parts thereof and which may be used instead of or in addition to features already described herein.

WO 99/65012

9

PCT/TB99/01042

CLAIMS

An active matrix electroluminescent display device comprising a a drive signal that determines the display element drive current applied during a matrix array of electroluminescent display elements each of which has an associated switching means for controlling the current through the display element, characterised in that the switching means associated with a display element comprises a current mirror circuit which is operable to sample and store display element address period, and to maintain the display element drive current following the address period, the current mirror circuit comprising a first ransistor whose current-carrying electrodes are connected between a supply ine and an electrode of the display element, a second transistor to whose gate electrode and first current-carrying electrode the drive signal is applied and whose second current-carrying electrode is connected to the supply line, the gate of the first translator being connected to the supply line via a storage capacitor and to the gate of the second transistor via a switch device which is operable to connect the gates of the first and second transistors during the address period വ 10 ट

Claim 1, characterised in that the display elements are arranged in rows and columns, and the switch devices of the current mirror circuits for a row of display elements are connected to a respective common, row address conductor via which a selection signal for operating the switch devices in that row is applied, and each row address conductor is arranged to receive a selection signal in turn.

3. An active matrix electroluminescent display device according to Claim 2, characterised in that the drive signals for the display elements in a 30 column are supplied via a respective column address conductor which is common to the display elements in the column.

WO 99/65012

4

PCT/1B99/01042

An active matrix electroluminescent display device according to Claim 2 or Claim 3, characterised in that each row or column of display elements is associated with a respective supply line which is shared by all the display elements in the row or column. 4.

ß

An active matrix electroluminescent display device according to Claim 4, characterised in that the supply line is associated with, and common to, a row of display elements and comprises a row address conductor associated with an adjacent row of display elements via which a selection signal is applied to the switch devices of the current mirror circuits of the adjacent row.

2

- An active matrix electroluminescent display device according to any one of Claims 2 to 5, characterised in that the drive signal is supplied to the second transistor via a further switch device connected between the column address conductor and the second transistor, which further switch device is arranged to be operated during the address period. ರ
- An active matrix electroluminescent display device according to Claim 5, characterised in that a drive waveform is applied to each row address voltage level is arranged to operate the second switch devices in a row of conductor which, in addition to a selection signal for operating the switch devices of an associated row of display elements, includes a voltage level which display elements adjacent to the associated row, and whose first and second transistors are connected to the row address conductor, during the row address period for that adjacent row of display elements. ~ 2 25
- An active matrix electroluminescent display device according to any one of Claims 2 to 5, characterised in that the second transistor of the 30 current mirror circuit associated with one display element is shared by the current mirror circuits associated with all the display elements in the same Solumn

WO 99/65012

8

PCT/1B99/01042

An active matrix electroluminescent display device according to Claim 8, characterised in that the shared second transistor is connected between the respective column address conductor and a source of potential corresponding to that of the supply line, and the gates of the first transistors of the current mirror circuits of the column of display elements are connected to the column address conductor through the switch devices. 2

10. An active matrix electroluminescent display device according to any one of the preceding claims, characterised in that said transistors comprise 2

2



WO 99/65012

42




FIG. 1

WCRLL) INTELLECTUAL PROPERTY ORDANIZATION International Burgu

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

		(10.0)
(51) International Patral Chesification 7:		(11) International Publication Number: WO 99/65012
G09G 3/30, G09F 9/33	A3	(43) International Publication Dates 6 December 1999 (16.12.99)
(21) International Application Number: PCT/18	99/01045	PCT/1899/01042 (81) Designated Statest IP, European parent (AT, BB, CH, CY, DE,
(22) Inderradional Filing Date: 7 June 1999 (07.06.99)	97.06.99	DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NI, PT, SE)
(30) Priority Dales: 9812739.2 12 June 1998 (12.06.58)	89	Pablished With International search raport. Before the explosion of the time final for amending the claims and to be republished in the even of the receipt of amendments.
(71) Applicant: KONINKLIKE PHILIPS ELECTRONICS N.V. (NL/NL); Greenewoucheweg 1, NL-5621 BA Elicitored (NL).	CS N.V Hobbort	(88) Date of publication of the international search report: 9 March 2000 (09.03) 00
(II) Applant (for SE only), PHILIPS AD (SEISE), Kathygsten I, Kinn, S-164 85 Stockholm (SE),	ygatan 7	
(72) Inventors: KNAPP, Alm, G.; Prof. Holstlam 6, NL-5656 AA Biodioven (NL), BRD, Nell, C.; Prof. Holstlam 6, NL-5656 AA Eledforen (NL),	41-565¢	
(74) Agenti WILLIAMSON, Paul, L.; Prof. Holythan 6, NLS656 AA Eindhoven (NL).	VI565	

(54) Title: ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

(57) Abstract

controlled by an association switching a servicing switching means (10) to which a drive tagged for determining a decirned light output is supplied in a respective address period. Best an extending the disput element econding to the disput element econding to the disput element econding means comprises a current mirror elecuit (24, 23, 30, 32) which samples and fortive the drive armore controlling the drive current mirror elecuit controlling the drive connected and fortive its gas connected to a storage captermine (20) of the circuit controlling the drive armore (20) on which a voltage determined by the drive a signal is stored. Through the use of current mirror elecuit is approved uniformity of light cutputs from the display elements in the army is obtained.

POR THE PURPOSES OF INPONBACION ONLY

Codes used to Identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

Al. Albacit BB Spade LG Leachton SIX Al. Amath FR Parine 1.7 Librache SIX Al. Amath FR Parine 1.9 Learniborg SIX Al. Austrillion CR Usind Khapton 1.9 Learniborg SIX B.A. Austrillion CR Usind Khapton 1.9 Learniborg SIX B.B. Entrillion CR One of the control of Month FR Month Profile	1 Shweda																								
Albacit 88	W	w	7	66	-	-	-	۳	۰	-	∍	5	-	_	>	>-	N								
Albacis 88 Spain Austria 71 Palead Austria 72 Palead Austria 73 Palead Austria 74 Panase Austria 75 Panase Austria 75 Panase Austria 14 Herzgoriu 673 Usasi Khagoo Berbatos 671 Ohnas Berbatos 671 Ohnas Berbatos 672 Ontos Berbatos 673 Ontos Berbatos 674 Ontos Berbatos 674 Ontos Berbatos 674 Ontos Berbatos 675 On	Lasotto	I Atherenia	Catembourg	, Living	Monaco	Republic of Moldova	Medigasce	The former Popular	Repoblic of Macedonla	100	Mongulla	Marritanta	Makeni	Marko	Niger	Nethertunds	Nonezy	New Zestand	Polgad	Portugal	Romania	Russley Pedemion	Soden	Sueden	Singapore
Albacist 88 Amenda Amenda 87 Australia 97 Australia 97 Australia 97 Australia 97 Australia 97 Australia 97 Berton 97	3	Ŀ	3	7	ä	9	ğ	¥		¥	Š	E S	ž	ž	ž	Ę	2	Ę	2	Ĕ,	ã	36	Ø	Ħ	8
Albacit Associt Associt Associt Associt Berlatos	Spain	Parland	Przece	Carbon	Unised Khapdom	Cleary	Obers	Oritos	Genera	Hungary	treing	lend	becland	(In)	lapan	Kenya	Kyngynstes	Democratic People's	Republic of Konca	Republic of Kones	Kezduun	Sribt Lacis	Liexhernstein	Sallada	Liberia
	8	E	Ĕ	ð	5	8	5	3	ğ	皇	된	=	ង	E	4	Ħ	ğ	5		₫	ğ	ម	3	ž	3
454536665666666666666666666666666666666	Albuda	Amenta	Acastla	Autolia	Azerbaljan	Dotels and Herargorina	Barbados	Reighan	Burkha Paso	Dulgaria	Books	Drazil	Debera	Caracta	Cootral African Republic	Congo	Switzerhand	Cor d'Ivoire	Camproon	China	Oph	Crrch Republic	Octuary	Demay	Fiducia
	겋	₹	¥	₹	걱	M	89	Ħ	H	멅	2	Ħ	2	ฮ	đ	8	5	8	ð	ð	5	ឋ	2	ă	Ħ

I INTERNATIONAL SEARCH REPORT

International application No.	PCT/IB 99/01042	

Armyling B. FIEL	1PC7: 609G 3/30, G09F 9/33 · Assorbing to international Patent Charification [IIIC] or to both rational chariffention and IPC B. FIFELDS STARCHEED	millestens and 1PC	
Minhum	Minnum doormenisten scarched (chonification system followed by classification symbols)	(spragary)	
IPC7:	IPC7: 6096, 609F		
Вититен	Documentation searched other than minimum discurrentation to the centers that ased discussions are excluded in the fields searched	at such decuments are helitad la	n the fichls searched
SE, DK,	SE, DK, FI, NO classes as above		
Rhectorise	flortionis data has consulted during the international perect frame of data hase and, where practicable, scarch terms until	ass and, where practicable, scare!	h terms wed)
כ מסכו	DOCUMENTS CONSIDERED TO BE RELEVANT		
Calegory*	Chaica of document, with indication, where appropriate, of the relevant prassages	, of the relevant pressures	Recent to dain No.
٧	EP 0717446 AZ (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), cited in the application	the application	1-10
	-		
Part	Purther documents are fisted in the continuation of Box C.	X See patent fandly annex.	
Speeds 'A'	Special cutgeries of check decompanie. Conserved defining the ground date in the ast which is not considered Conserved defining the ground date in the ast which is not considered Conserved to the conserved of the conserved conserved to the conserved conserved conserved to the conserved conserved conserved conserved conserved to the conserved conserve	May decement published after the international Blog date or priority duty made may be conflict with the typhocation but our decement the provided or bloody underlying the paramition	netional files date re priority taken but aird to understand readitos
'E' cello de	×	deciment of perticular reference the claimed meetings consist be consistent larest or consist. He credited to invalve as friversive step when the cheanest as tolen alone.	lainted taventhan caracal be ed to intrave an inventive
O.	.	document of particular reference the chained mention comen to president to involve an incrementing when the document is	idenced interpoline current he whose the document is
F. Spirit	ST.	Companies with set of their class and decembers of the decembers of their series of the series of their series of the series of the series of their series of the series of the series of their series of the series of their series of the series of	destinativ, just ambivation At putty
Date of the	Date of the actual completion of the international search Date of	Date of mailing of the international search report	arch repur
13 Jan	13 Jamiary 2000	2000 -01- 2 1	
Name and Rwedish		Aufurized officer	
Box 5055,	Sweezer California Olice Jan S Fredmite Nu + 4K K KK III S	Jan Silfverling/ci	
orm PCT/13	y 1992)	IL No. T419 1 102 43 110	

Publication Internalism application No. 13/09/96 04/11/97 02/12/99 | PCT/IB 99/01042 Patent family member (*) 8234683 A 5684365 A 유임 INTERNATIONAL SEARCH REPORT Information on patent family uncubers 19/06/96 Publication this EP 0717446 A2 Patent desement cited in search repurt

Purm PCT/35A/219 (patent fanily water) (Paly 1992)

INTERNATIONAL SEARCH REPORT

F 72

į	
중	_
3	ă
름	0/66
4	8
Ē	Ξ

\ 2 2 3 4	A. CLASSIFICATION OF SUBJECT MATTER		
TPC7.	609G 3/30. 609F 9/33		
B. FIELL	According to International Patent Classification (IPC) or to both naturnal chastification and IPC B. FIRLINS SEARCHED	umal charification and IPC;	
Minimum	Minimum documentation searched (dateification system federwed by class)hadion syndecky	classification syndrols)	
IPC7: G09G.	609G, G09F		
Documenta	Documentation standed other than marimum thoumenation to the extent that auch documents are included in the fights rearched	extent that such ducuments are included in the fie	chie searched
SE,OK,	SE, DK, FI, NO classes as above		
Electronie d	Electrate data hare consulted during the International search (name of data hase and, where practicable, search terms used)	of data him and, where practicable, scarch terms	(pam
כ אטכר	DOCUMENTS CONSIDERED TO HE RELEVANT		
Category*	Chales of documen, will indication, where appropriate, of the relevant passages	\vdash	Rdevant to chain No.
«	EP 0717446 A2 (EASTMAN KODAK CON 19 June 1996 (19.06.96), Cit	COMPANY), Cited in the application	1-9
	Further documents are listed in the continuation of flox (;	C. N See patient family amea.	
biong? •	Special categories of cited designesis	The late decreases addition along the particular	of 6Has date or reinfally
	decement delining the general state of the act which is not corredored to be at particular relevance		a ched to understand
Tr. docum	ether document hat published on as after the international filing date document which may three deadts no pravity clearly as which as	"X" document of previous reference. The claraced sortation example consist he considered sortation as interesting the forestand to directive an interesting	entendos casos be
	exed in establish the publication date of another curions or other special reason (as specialled)	top when the deciment is taken alone "V" deciment of controller reference the claused	samethra comed he
	send referring to an real discharge, use, exhibition or educe	property of provided received we consider the property of personal or considered with one or more other and decurrents and combinations	be decreased to
d.	destines published grave to the interactional (liking date that later then the princity date channed	held division to germ stated in the orthogonal of the state forming the orthogonal property.	
Date of th	Date of the actual completion of the international search	Date of mailing of the international search report	report
12 Jan	12 January 2000	19 -01- 2000	
Name and	Name and mailing address of the ISA;	Authorized Micer	
Box 5055		`£	
Yerra PCT/ISA:2	Facerinic no. 7 40 6 410 112 80 Patri PCT/ISA/210 (recard thee) (July 1992)	Telephonto No. +46 K 782 25 100	

INTERNATIONAL SEARCH REPORT

Poblicaum Jaxe International application No. 13/09/96 04/11/97 02/12/99 PCT/IB 99/01041 8234683 A 5684365 A Patent family receiber(s) م SD Information on patent family members Publication date 19/06/96 EP 0717446 A2 Patent ducument died in search report

Form PCT (15A/210 (patent fundy annex) (July 1992)